



SytHIL: A System Level Hardware-in-the-Loop Framework for FPGA, SystemC and QEMU-based Virtual Platforms

A RISC-V example using AWS cloud servers

Lukas Jünger¹, Tobias Röhmel², Mark Burton², Rainer Leupers¹

¹ RWTH Aachen University, Aachen, Germany

² GreenSocs SAS, Le Bourg, France

Motivation

Problem

- HW/SW systems increasingly complex
- RTL verification is hard to scale
 - Simulation is slow
 - Emulation is expensive
 - Prototyping is expensive


Approach

- Hybrid Prototyping: Simulation + RTL on FPGA
 - Parts on FPGA, simulation provides test environment
 - Speed of VP + accuracy of FPGA

Innovation


- FPGAs available in the cloud
 - Low entrance barrier, pay as you go
 - Scalable

➤ Integrate cloud FPGAs and SystemC TLM-2.0 VPs



Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**



Demo




Conclusion



Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**



Demo




Conclusion



Hybrid Prototyping

- Design hardware and software simultaneously
 - Write Linux driver before device is available
- Transition from virtual to FPGA prototype
- Write testbench in SystemC




- Software development on RTL
- Functional hardware verification
- Peripheral integration



- Commercial Solutions:
 - Synopsys HAPS
 - Siemens Veloce Primo
 - Cadence Protium

Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**



Demo



Conclusion




The Cloud


- Scalability
 - Enables testing
 - Enables design exploration
- Hardware for multiple people
- Reproducable setup
- Hardware gets upgraded
- Reduced upfront cost

Specs	F1.2xlarge	F1.16xlarge
FPGAs	1	8
vCPUs	8	64
On-Demand	1.65 \$/h	13.3 \$/h
Spot Instance	0.495 \$/h	3.96 \$/h


- 8-hour workdays, 261 workdays per year
- Sums up to 2088 h/year
- 10.000\$ with F1.2xlarge spot instance:
 - 9.6 work years



AWS Infrastructure




AWS Shell



Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**



Demo




Conclusion




Dataflow Mechanism

- Xilinx's library contains modules that allow co-simulation with SystemC and RTL
- GreenSocs's Qbox allows co-simulation of Qemu and SystemC



Software Architecture




Dataflow Master Connection


SystemC



TLM




FPGA



Dataflow Slave Connection


SystemC



FPGA

Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**




Demo




Conclusion



Optimization for SystemC TLM




Optimization for SystemC TLM (Hardware)



RTL module	Address range
master_bridge	0x0000_0000 – 0x0020_0000
Peripheral	0x0020_0000 – 0x0200_0000


Optimization for SystemC TLM (Software)



RTL module	Address range
master_bridge	0x0000_0000 – 0x0020_0000
Peripheral	0x0020_0000 – 0x0200_0000

Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**




Demo




Conclusion



Demo






```
[centos@ip-172-31-81-152 riscv-cpus]$ sudo fpga-load-local-image -S 0 -I agfi-08f7dcab1db8beed3
```

Agenda


**Hybrid
Prototyping**



Cloud FPGAs



**Simulation
Setup**



**DMI and
AWS FPGAs**



Demo



Conclusion



Conclusion

- Cloud-based Hybrid Prototyping offers
 - Low entry barrier, pay as you go
 - Availability of latest FPGAs
 - Scalability
- We demonstrated
 - Hybrid Prototype of RISC-V Linux system
 - Optimization for SystemC DMI usage
- Future Work
 - DMI from FPGA to SystemC
 - Multi-Core
 - Extension to emulation

Thank you!

